Verification of Ptime Reducibility for System F Terms Via Dual Light Affine Logic.

Vincent Atassi Patrick Baillot Kazushige Terui

Published in: CSL (2006)

Keyphrases

asynchronous circuits
logic programming
modal logic
bounded model checking
data sets
neural network
affine transformation
satisfiability problem
formal verification