Quantifying instruction-level parallelism limits on an EPIC architecture.

Hsien-Hsin Lee Youfeng Wu Gary Tyson

Published in: ISPASS (2000)

Keyphrases

level parallelism
instruction set
multi core processors
parallel processing
memory bandwidth
real time
artificial intelligence