Area efficient parallel decoder architecture for long BCH codes.

Yanni Chen Keshab K. Parhi

Published in: ICASSP (5) (2004)

Keyphrases

reed solomon
error correction
parallel execution
multi processor
management system
low complexity
parallel programming
distributed processing
error control
image sequences
software architecture
parallel processing
shared memory
parallel implementation
decoding algorithm
fpga implementation