Login / Signup

Power modeling on FPGA: a neural model for RT-level power estimation.

Yehya NasserJean-Christophe PrévotetMaryline Hélard
Published in: CF (2018)
Keyphrases
  • neural model
  • neural network
  • power consumption
  • data sets
  • high speed
  • neural models
  • pattern recognition
  • low cost
  • radial basis function
  • power reduction