Sign in
Vertical traversal approach towards TSVs optimisation over multilayer network on chip (NoC).
Charan Arur Panem
Rajendra S. Gad
Brajesh Kumar Kaushik
Published in:
Microelectron. J. (2021)
Keyphrases
</>
network on chip
routing algorithm
network simulator
multi processor
packet switched
data transfer
power dissipation
ad hoc networks
image processing
routing protocol
power consumption
parallel processing
interconnection networks