Research on reliable on-chip network using asynchronous logic.

Jianlan Guo Yijun Liu Yuqiang Chen

Published in: CIS (2012)

Keyphrases

delay insensitive
chip design
high speed
real time
network structure
complex networks
network traffic
communication networks
asynchronous circuits
anomaly detection
network architecture
network management
classical logic
high bandwidth
analog vlsi