AUTG: An Automatic UVM-based TestBench Generator for VLSI Chip Design Verification.

Mohammad Ismael Ayman Hroub Abdellatif Abu-Issa

Published in: ICM (2023)

Keyphrases

chip design
design methodology
physical design
high speed
signal processing
database
neural network
model checking
power dissipation