Sign in

VeriGen: A Large Language Model for Verilog Code Generation.

Shailja ThakurBaleegh AhmadHammond PearceBenjamin TanBrendan Dolan-GavittRamesh KarriSiddharth Garg
Published in: CoRR (2023)
Keyphrases