Login / Signup

A Power Transmission Line Fault Distance Estimation VLSI Chip: Design and Defect Tolerance.

Erik MacLeanVijay K. Jain
Published in: DFT (2011)
Keyphrases