Login / Signup

A 3.12 pJ/bit, 19-27 Gbps Receiver With 2-Tap DFE Embedded Clock and Data Recovery.

Zheng-Hao HongYao-Chia LiuWei-Zen Chen
Published in: IEEE J. Solid State Circuits (2015)
Keyphrases