Login / Signup

An Effective and Efficient Framework for Clock Latency Range Aware Clock Network Synthesis.

Sheng ChouCheng-Shen HanPo-Kai HuangKo-Fan TienTsung-Yi Ho
Published in: IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. (2011)
Keyphrases
  • high speed
  • power consumption
  • complex networks
  • network traffic
  • highly efficient
  • distributed network
  • database systems
  • image sequences
  • communication networks
  • prefetching