Login / Signup
Deriving cost functions from cell libraries and real ICs to allow real area-power-delay trade-off in early stages of logic synthesis.
Jordi Riera
Lluís Ribas
A. Josep Velasco
Jordi Carrabina
Published in:
J. Syst. Archit. (1997)
Keyphrases
</>
early stage
trade off
cost function
real time
low cost
power consumption
machine learning