A Low-Spur Current-Biasing-Free Fractional-N Hybrid PLL for Low-Voltage Clock Generation.

Xinyu Xu Woogeun Rhee Zhihua Wang

Published in: ISCAS (2020)

Keyphrases

low voltage
power line
design considerations
power management
power consumption
pattern recognition
cmos technology
high speed
parallel processing