Login / Signup
Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory.
Daniel Gruss
Julian Lettner
Felix Schuster
Olga Ohrimenko
István Haller
Manuel Costa
Published in:
USENIX Security Symposium (2017)
Keyphrases
</>
parallel architectures
speculative execution
massively parallel
low cost
smart card
computing systems
hardware design
hardware and software
blue gene
general purpose
database management systems
parallel computing
high end
parallel execution
transactional memory