Login / Signup
Reducing expected delay and power in FPGAs using buffer insertion in single-driver wires.
Anahita Bagheri
Nasser Masoumi
Published in:
Microelectron. J. (2012)
Keyphrases
</>
power consumption
database
data structure
steady state
power dissipation