A Watchdog Processor Architecture with Minimal Performance Overhead.

Francisco Rodríguez José Carlos Campelo Juan José Serrano

Published in: SAFECOMP (2002)

Keyphrases

memory access
multi processor
parallel architecture
instruction set
management system
high speed
memory hierarchy
real time
software architecture
industry standard
parallel processing
single processor