Login / Signup
Design of a 1.8-µVrms IRN 180-dB CMRR configurable low-noise 6-channel analog front-end for neural recording systems on 180nm CMOS process.
Duc-Hung Le
The-Hung Pham
Published in:
IEICE Electron. Express (2023)
Keyphrases
</>
building blocks
design criteria
knowledge based systems
database
user interface
design process
noise level
design tools
neural network
expert systems
random noise
circuit design
distributed systems
noise reduction
low signal to noise ratio