A Tool for the Synthesis of Asynchronous Speed-Independent Circuits.

Ondrej Gallo Tomás Necas Fedor Lehocki

Published in: ACSD/Petri Nets Workshops (2010)

Keyphrases

high speed
delay insensitive
analog circuits
logic synthesis
real time
high level synthesis
artificial neural networks
program synthesis
analog vlsi