A 10 b 25 MS/s 4.8 mW 0.13 µm CMOS ADC with switched-bias power-reduction techniques.

Published in: Int. J. Circuit Theory Appl. (2009)

Keyphrases