Login / Signup
Efficient and Failure Aware ECC for STT-MRAM Cache Memory.
Keerthi Sagar Kokkiligadda
Yogendra Gupta
Lava Bhargava
Published in:
VDAT (2018)
Keyphrases
</>
cache conscious
limited memory
main memory
prefetching
memory hierarchy
random access memory
query processing
data management
memory requirements
design considerations
multithreading