Login / Signup
Low-voltage reduced complexity cells for MOS translinear loops.
Costas Psychalinos
Costas Laoudias
Published in:
Circuits Syst. Signal Process. (2013)
Keyphrases
</>
reduced complexity
low voltage
floating gate
vector quantization
design considerations
power management
cmos technology
motion estimation algorithm
three dimensional
image sequences