Login / Signup

200 MS/s ADC implemented in a FPGA employing TDCs.

Harald HomulleFrancesco RegazzoniEdoardo Charbon
Published in: FPGA (2015)
Keyphrases