Login / Signup
A multiple floating point coprocessor architecture.
Lawrence Rauchwerger
P. Michael Farmwald
Published in:
SIGARCH Comput. Archit. News (1990)
Keyphrases
</>
floating point
instruction set
floating point arithmetic
fixed point
square root
dedicated hardware
sparse matrices
application specific
computer architecture