Login / Signup

1 Gb/s Non-Coherent UWB Receiver Architecture With Pulse Enhancement and Double PLL Clock/Data Packet Recovery.

Marco CrepaldiGian Nicola AngotziLuca Berdondini
Published in: IEEE Trans. Circuits Syst. I Regul. Pap. (2019)
Keyphrases