Login / Signup
A robust, subthreshold 12T SRAM bitcell with BL leakage compensation and bit-interleaving capability.
Debin Kong
Jia Yuan
Shan-shan Li
Heng You
Shushan Qiao
Published in:
IEICE Electron. Express (2018)
Keyphrases
</>
random access memory
power consumption
robust estimation
learning algorithm
image sequences
s box