Login / Signup

Challenges Designing for FPGAs Using High-Level Synthesis.

Clayton J. FaberSteven D. HarrisZhili XiacRoger D. ChamberlainAnthony M. Cabrera
Published in: HPEC (2022)
Keyphrases
  • high level synthesis
  • lessons learned
  • parallel architecture
  • hardware implementation
  • information systems