C
search
search
reviewers
reviewers
feeds
feeds
assignments
assignments
settings
logout
A high-resolution TDC implemented in a 90nm process FPGA.
Jinmei Lai
Yanquan Luo
Qi Shao
Lichun Bao
Xueling Liu
Published in:
ASICON (2013)
Keyphrases
</>
high resolution
real time
high quality
low resolution
process model