Login / Signup
Fast RTL Power Estimation for FPGA Designs.
Paul Schumacher
Pradip Jha
Sudha Kuntur
Tim Burke
Alan Frost
Published in:
FPL (2011)
Keyphrases
</>
power consumption
accurate estimation
high speed
estimation algorithm
robust estimation
real time
estimation accuracy
power reduction
data sets
image processing
signal processing
hardware implementation
maximum likelihood estimation