VLSI architecture design of layer-based bilateral and median filtering for 4k2k videos at 30fps.

Ming-Yi Tai Wei-Chih Tu Shao-Yi Chien

Published in: ISCAS (2017)

Keyphrases

vlsi architecture
median filtering
real time
vlsi implementation
low complexity
high speed
video sequences
low power
low cost
video content
high definition