Advanced hardware architecture for soft decoding Reed-Solomon codes.

Stefan Scholl Norbert Wehn

Published in: ISTC (2014)

Keyphrases

hardware architecture
reed solomon codes
hardware implementation
forward error correction
field programmable gate array
neural network
error resilience
turbo codes
associative memory
error resilient
computer simulation
efficient implementation
channel coding