Lowering power in an experimental RISC processor.

Linda E. M. Brackenbury Wei Shao

Published in: Microprocess. Microsystems (2007)

Keyphrases

instruction set
ibm power processor
power consumption
application specific
high speed
memory subsystem
multi core processors
data sets
multithreading
computation intensive
database
computer architecture
error resilience
high bandwidth