Login / Signup
A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL.
Tao Chen
Peter Geens
Geert Van der Plas
Wim Dehaene
Georges G. E. Gielen
Published in:
ESSCIRC (2004)
Keyphrases
</>
high speed
low voltage
random access memory
data mining
low cost
power consumption
real time
genetic algorithm
learning algorithm
information systems
digital images
vlsi circuits