Login / Signup

An optimization algorithm for simultaneous routing and buffer insertion with delay-power constraints in VLSI layout design.

Chessda UttraphanNasir Shaikh-HusinMohamed Khalil Hani
Published in: ISQED (2014)
Keyphrases