Login / Signup
A Dual-Clock VLSI Design of H.265 Sample Adaptive Offset Estimation for 8k Ultra-HD TV Encoding.
Jian-Bin Zhou
Dajiang Zhou
Shihao Wang
Shuping Zhang
Takeshi Yoshimura
Satoshi Goto
Published in:
IEEE Trans. Very Large Scale Integr. Syst. (2017)
Keyphrases
</>
vlsi design
high speed
design methodology
real time
artificial intelligence
video coding
input output
power consumption