A pipelined VLSI architecture for a list sphere decoder.

Jin Lee Sin-Chong Park Sungchung Park

Published in: ISCAS (2006)

Keyphrases

vlsi architecture
low complexity
vlsi implementation
real time
distributed video coding
low power
motion estimation
low density parity check
computational complexity
error concealment
low cost
bit plane
feature extraction
mode decision