Analysis of Low Power Reduction Techniques on Cache(SRAM) Memory.

Reeya Agrawal Vinay Kumar Tomar

Published in: ICCCNT (2018)

Keyphrases

low power
power consumption
low cost
high speed
power reduction
high power
vlsi architecture
wireless transmission
vlsi circuits
image processing
single chip
cmos technology