Login / Signup
A 1.8-V 67-mW 10-bit 100-MS/s pipelined ADC using time-shifted CDS technique.
Jipeng Li
Un-Ku Moon
Published in:
IEEE J. Solid State Circuits (2004)
Keyphrases
</>
analog to digital converter
power consumption
instruction set architecture
low power
data flow
power supply
power plant
bit vector
database
real time
data sets
neural network
genetic algorithm
hd video
pac man
bit vectors