A bit-serial approximate min-sum LDPC decoder and FPGA implementation.

Ahmad Darabiha Anthony Chan Carusone Frank R. Kschischang

Published in: ISCAS (2006)

Keyphrases

fpga implementation
min sum
hardware implementation
field programmable gate array
lower bound
transfer function
image processing algorithms
channel coding
np hard
goal programming