Login / Signup

VLSI implementation of a maximum-likelihood decoder for the Golay (24, 12) code.

Ayyoob D. AbbaszadehCraig K. Rushforth
Published in: IEEE J. Sel. Areas Commun. (1988)
Keyphrases
  • vlsi implementation
  • maximum likelihood
  • reed solomon
  • vlsi architecture
  • error control
  • low complexity
  • error correction
  • expectation maximization
  • error concealment
  • fir filters
  • maximum a posteriori
  • associative memory