Login / Signup
A minimalist cache coherent MPSoC designed for FPGAs.
Jorge Tortato Junior
Roberto A. Hexsel
Published in:
Int. J. High Perform. Syst. Archit. (2011)
Keyphrases
</>
information retrieval
query processing
prefetching
back end
hardware implementation