Login / Signup
Notice of Violation of IEEE Publication Principles: A 0.16-2.55-GHz CMOS active clock deskewing PLL using analog phase interpolation.
Adrian Maxim
Published in:
IEEE J. Solid State Circuits (2005)
Keyphrases
</>
high speed
power consumption
analog vlsi
focal plane
low power
circuit design
mixed signal
digital libraries
cmos image sensor
clock frequency
frequency modulation
linear interpolation
real time
image sensor
infrared
computer society
single chip
low cost
floating gate