Sign in
Design of a Hierarchical Clos-Benes Optical Network-on-Chip Architecture.
Renjie Yao
Yaoyao Ye
Weichen Liu
Published in:
ISVLSI (2019)
Keyphrases
</>
multi processor
design methodology
hardware design
power dissipation
network on chip
high speed
signal processing
power consumption
single chip