Login / Signup
A 5GHz All-Digital PLL with shunt regulating Ring DCO in BOST for DDR5 ATE.
Kyungmin Baek
Kahyun Kim
Deog-Kyoon Jeong
Published in:
ISOCC (2022)
Keyphrases
</>
case study
high speed
circuit design
three dimensional
multiscale
digital images
digital technologies