Login / Signup
Network on chip based multi-function image processing system using FPGA.
Zalak Dave
Shivank Dhote
Jonathan Joshi
Abhay Tambe
Sachin R. Gengaje
Published in:
ICACCI (2015)
Keyphrases
</>
image processing
network on chip
signal processing
high speed
routing algorithm
image segmentation
low power
hardware implementation
image processing algorithms
pattern recognition
fault tolerant
digital signal processing
network simulator
multi processor