Login / Signup

Efficient design of full adder and subtractor using 5-input majority gate in QCA.

Ramanand JaiswalTrailokya Nath Sasamal
Published in: IC3 (2017)
Keyphrases