Login / Signup
FPGA Implementation of Support Vector Machines with Pseudo-Logarithmic Number Representation.
Andrea Boni
Alessandro Zorat
Published in:
IJCNN (2006)
Keyphrases
</>
fpga implementation
small number
hardware implementation
data sets
pairwise
bp neural network