FOSS Compact Model Prototyping with Verilog-A Equation-Defined Devices (VAEDD).

Published in: MIXDES (2019)

Keyphrases

high level
formal model
probability distribution
probabilistic model
computational model
mathematical model
database
image segmentation
prior knowledge
control system
experimental data
sensitivity analysis