Login / Signup
A time-domain latch interpolation technique for low power flash ADCs.
Jong-In Kim
Wan Kim
Barosaim Sung
Seung-Tak Ryu
Published in:
CICC (2011)
Keyphrases
</>
low power
power consumption
low cost
high speed
frequency domain
single chip
high power
low power consumption
power reduction
wireless transmission
digital signal processing
logic circuits
vlsi circuits
real time
delay insensitive
mixed signal
image processing
digital camera
signal processing