Login / Signup

VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive Information Flow Properties.

Armaiti ArdeshirichamYoshiki TakashimaSicun GaoRyan Kastner
Published in: CCS (2019)
Keyphrases