Login / Signup
Design of Low power & Reliable Networks on Chip through joint crosstalk avoidance and forward error correction coding.
Partha Pratim Pande
Amlan Ganguly
Brett Feero
Benjamin Belzer
Cristian Grecu
Published in:
DFT (2006)
Keyphrases
</>
low power
single chip
low power consumption
low cost
high speed
mixed signal
cmos technology
power consumption
power dissipation
ultra low power
nm technology
real time
rate allocation
unequal error protection
video compression
video quality
computational complexity